Technology Scaling And Low Power Design Techniques
Abstract
Scaling the feature size of transistor made a remarkable advancement in silicon industry. The demand for power-sensitive design has grown significantly in recent years due to growth in portable applications. The need for power-efficient design techniques is increasing. Various efficient design techniques have been proposed to reduce both dynamic as well as static power in state-of-the-art VLSI applications. In this paper, different circuit design techniques both static and dynamic are discussed that reduce the power consumption.
Copyright (c) 2012 CVR College of Engineering
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.